# 4-Mbit (512K x 8/256K x 16) nvSRAM

#### **Feature**


- · 15 ns, 25 ns, and 45 ns access times
- Internally organized as 512K x 8 or 256K x 16
- Hands-off automatic STORE on power down with only a small capacitor
- STORE to QuantumTrap<sup>®</sup> nonvolatile elements is initiated by software, device pin or Autostore<sup>®</sup> on power down
- · RECALL to SRAM initiated by software or power up
- · Infinite read, write, and recall cycles
- 8 mA typical I<sub>CC</sub> at 200 ns cycle time
- 200,000 STORE cycles to QuantumTrap
- · 20 year data retention
- Single 3V +20%, -10% operation
- Commercial and industrial temperatures
- FBGA and TSOP II packages
- RoHS compliance

# **Functional Description**

**PRELIMINARY** 

The Cypress CY14B104L/CY14B104N is a fast static RAM, with a nonvolatile element in each memory cell. The memory is organized as 512K words of 8 bits each or 256K words of 16 bits each. The embedded nonvolatile elements incorporate QuantumTrap technology producing the world's most reliable nonvolatile memory. The SRAM provides infinite read and write cycles, while independent, nonvolatile data resides in the highly reliable QuantumTrap cell. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) takes place automatically at power down. On power up, data is restored to the SRAM (the RECALL operation) from the nonvolatile memory. Both the STORE and RECALL operations are also available under software control.

# **Logic Block Diagram**



Cypress Semiconductor Corporation
Document #: 001-07102 Rev. \*E

198 Champion Court •

San Jose, CA 95134-1709

408-943-2600

Revised June 29, 2007



 $\bigcirc$ 

44 - TSOP II

(x16)

**Top View** 

(not to scale)

24 A<sub>11</sub>

\_\_ A<sub>10</sub>

23

 $A_0 \square 1$ 

 $A_2 \square 3$ 

 $A_3 \square 4$ 

6

 $A_4 \square 5$ 

CE

DQ0 🗆 7

DQ1 □ 8

DQ2 □ 9

DQ3 ☐ 10

V<sub>CC</sub> ☐ 11 V<sub>SS</sub> ☐ 12 DQ4 ☐ 13

DQ5 ☐ 14

DQ6 15

DQ7 ☐ 16

WE □ 17

A<sub>5</sub> ☐ 18

A<sub>6</sub>□19


 $A_7 \square 20$ 

A<sub>8</sub> 21

A<sub>9</sub> □ 22

 $A_1 \square 2$ 

# **Pin Configurations**



NC **□** 21

NC □ 22

#### Note

1. Expandable to 8Mbit,16Mbit


Document #: 001-07102 Rev. \*E

24

23 NC



# Pin Configurations (continued)



# **Pin Definitions**

Pin Name	IO Type	Description
A <sub>0</sub> – A <sub>16</sub>	Input	Address Inputs used to select one of the 131,072 bytes of the nvSRAM.
DQ0 – DQ7	Input Output	Bidirectional Data IO Lines. Used as input or output lines depending on operation.
WE	Input	<b>Write Enable Input, Active LOW.</b> When selected LOW, enables data on the IO pins to be written to the address location latched by the falling edge of CE.
CE	Input	Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
ŌĒ	Input	Output Enable, Active LOW. The active LOW OE input enables the data output buffers during read cycles. IO pins are tri-stated on deasserting OE high.
V <sub>SS</sub>	Ground	Ground For The Device. Must be connected to ground of the system.
V <sub>CC</sub>	Power Supply	Power Supply Inputs To The Device.
HSB	Input Output	<b>Hardware Store Busy (HSB)</b> . When low this output indicates a hardware store is in progress. When pulled low external to the chip it initiates a nonvolatile STORE operation. A weak internal pull up resistor keeps this pin HIGH if not connected. (connection optional)
V <sub>CAP</sub>	Power Supply	<b>Autostore Capacitor</b> . Supplies power to nvSRAM during power loss to store data from SRAM to nonvolatile elements.
NC	No Connect	No Connect. Do not connect this pin to the die.



# **Device Operation**

The CY14B104L/CY14B104N nvSRAM is made up of two functional components paired in the same physical cell. They are an SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM can be transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to SRAM (the RECALL operation). This unique architecture allows all cells to be stored and recalled in parallel. During the STORE and RECALL operations SRAM read and write operations are inhibited. The CY14B104L/CY14B104N suports infinite reads and writes just like a typical SRAM.In addition,it provides infinite RECALL operations from the nonvolatile cells and up to 200K STORE operations.

#### **SRAM Read**

The CY14B104L/CY14B104N performs a READ cycle whenever  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are LOW while  $\overline{\text{WE}}$  and  $\overline{\text{HSB}}$  are HIGH. The address specified on pins  $A_{0-18}/A_{0-17}$  determines which of the 524,288 data bytes or 262,144 words of 16 bits each will be accessed. When the read is initiated by an address transition, the outputs will be valid after a delay of  $t_{AA}$  (read cycle #1). If the read is initiated by  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$ , the outputs will be valid at  $t_{ACE}$  or at  $t_{DOE}$ , whichever is later (read cycle #2). The data outputs will repeatedly respond to address changes within the  $t_{AA}$  access time without the need for transitions on any control input pins, and will remain valid until another address change or until  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  is brought HIGH, or  $\overline{\text{WE}}$  or  $\overline{\text{HSB}}$  is brought LOW.

#### **SRAM Write**

A WRITE cycle is performed whenever  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  are low and HSB is high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  goes high at the end of the cycle. The data on the common IO pins DQ $_{0-15}$  will be written into the memory if the data is valid  $t_{SD}$  before the end of a  $\overline{\text{WE}}$  controlled WRITE or before the end of an  $\overline{\text{CE}}$  controlled WRITE. It is recommended that  $\overline{\text{OE}}$  kept high during the entire WRITE cycle to avoid data bus contention on common IO lines. If  $\overline{\text{OE}}$  is left low, internal circuitry turns off the output buffers  $t_{HZWE}$  after  $\overline{\text{WE}}$  goes low.

#### **AutoStore Operation**


The CY14B104L/CY14B104N stores data to nvSRAM using one of the three storage operations. These three operations are Hardware Store activated by HSB, Software Store activated by an address sequence, and AutoStore on device power down. AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14B104L/CY14B104N.

During normal operation, the device draws current from  $V_{CC}$  to charge a capacitor connected to the  $V_{CAP}$  pin. This stored charge will be used by the chip to perform a single STORE operation. If the voltage on the  $V_{CC}$  pin drops below  $V_{SWITCH}$ , the part automatically disconnects the  $V_{CAP}$  pin from  $V_{CC}$ . A STORE operation will be initiated with power provided by the  $V_{CAP}$  capacitor.

Figure 1shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for automatic store operation. Refer to the DC Electrical Characteristics on page 8 for the size of  $V_{CAP}$ 

To reduce unnecessary nonvolatile stores, AutoStore, and Hardware Store operations will be ignored unless at least one WRITE operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a WRITE operation has taken place. Monitor the HSB signal by the system to detect if an AutoStore cycle is in progress.

Figure 1. AutoStore Mode



#### **Hardware STORE Operation**

The CY14B104L/CY14B104N provides the  $\overline{\text{HSB}}$  pin for controlling and acknowledging the STORE operations. Use the  $\overline{\text{HSB}}$  pin to request a hardware STORE cycle. When the  $\overline{\text{HSB}}$  pin is driven low, the CY14B104L/CY14B104N conditionally initiates a STORE operation after t<sub>DELAY</sub>. An actual STORE cycle only begins if a WRITE to the  $\overline{\text{SRAM}}$  took place since the last STORE or RECALL cycle. The  $\overline{\text{HSB}}$  pin also acts as an open drain driver that is internally driven low to indicate a busy condition while the STORE (initiated by any means) is in progress.

SRAM READ and WRITE operations that are in progress when HSB is driven low by any means are given time to complete before the STORE operation is initiated. After HSB goes low, the CY14B104L/CY14B104N continues SRAM operations for t<sub>DELAY</sub>. During t<sub>DELAY</sub>, multiple SRAM READ operations may take place. If a WRITE is in progress when HSB is pulled low it will be allowed a time, t<sub>DELAY</sub> to complete. However, any SRAM WRITE cycles requested after HSB goes low will be inhibited until HSB returns high.

During any STORE operation, regardless of how it was <u>initiated</u>, the CY14B104L/CY14B104N continues to drive the HSB pin low, releasing it only when the STORE is complete.



Upon completion of the STORE operation the CY14B104L/CY14B104 $\underline{\text{N}}$  remains disabled until the  $\overline{\text{HSB}}$  pin returns high. Leave the  $\overline{\text{HSB}}$  unconnected if is not used.

# Hardware RECALL (Power Up)

During power up or after any low power condition ( $V_{CC}$ <  $V_{SWITCH}$ ), an internal RECALL request will be latched. When  $V_{CC}$  once again exceeds the sense voltage of  $V_{SWITCH}$ , a RECALL cycle will automatically be initiated and takes  $t_{HRECALL}$  to complete.

#### **Software STORE**

Transfer data from the SRAM to the nonvolatile memory with a software address sequence. The CY14B104L/CY14B104N software STORE cycle is initiated by executing sequential CE-controlled READ cycles from six specific address locations in exact order. During the STORE cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. Once a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for STORE initiation, it is important that no other READ or WRITE accesses intervene in the sequence. If there are intervening READ or WRITE accesses, the sequence will be aborted and no STORE or RECALL takes place.

To initiate the software STORE cycle, the following READ sequence must be performed:

- 1. Read Address 0x4E38 Valid READ
- 2. Read Address 0xB1C7 Valid READ
- 3. Read Address 0x83E0 Valid READ

- 4. Read Address 0x7C1F Valid READ
- 5. Read Address 0x703F Valid READ
- 6. Read Address 0x8FC0 Initiate STORE Cycle

The software sequence may be clocked with  $\overline{\text{CE}}$  controlled READs or  $\overline{\text{OE}}$  controlled READs. Once the sixth address in the sequence has been entered, the STORE cycle commences and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that  $\overline{\text{OE}}$  be low for the sequence to be valid. After the  $t_{\text{STORE}}$  cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

#### **Software RECALL**

Transfer the data from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of READ operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of  $\overline{\text{CE}}$  controlled READ operations must be performed:

- 1. Read Address 0x4E38 Valid READ
- 2. Read Address 0xB1C7 Valid READ
- 3. Read Address 0x83E0 Valid READ
- 4. Read Address 0x7C1F Valid READ
- 5. Read Address 0x703F Valid READ
- 6. Read Address 0x4C63 Initiate RECALL Cycle

Internally, RECALL is a two-step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. After the  $t_{RECALL}$  cycle time the SRAM will once again be ready for READ and WRITE operations. The RECALL operation does not alter the data in the nonvolatile elements.



**Table 1. Mode Selection** 

CE	WE	OE OE	A15 - A0	Mode	Ю	Power
Н	X	Х	Х	Not Selected	Output High Z	Standby
L	Н	L	Х	Read SRAM	Output Data	Active
L	L	Х	Х	Write SRAM	Input Data	Active
L	Н	L	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Autostore Disable	Output Data	Active [2,3,4]
L	Н	L	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Autostore Enable	Output Data	Active [2,3,4]
L	Н	L	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Store	Output Data Output Data Output Data Output Data Output Data Output Data Output High Z	Active I <sub>CC2</sub> [2,3,4]
L	Н	L	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Recall	Output Data Output Data Output Data Output Data Output Data Output Data Output High Z	Active [2,3,4]

# **Preventing AutoStore**

The AutoStore function can be disabled by initiating an AutoStore disable sequence. A sequence of read operations is performed in a manner similar to the software STORE initiation. To initiate the AutoStore disable sequence, the following sequence of CE controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x8B45 AutoStore Disable

The AutoStore can be re-enabled by initiating an AutoStore enable sequence. A sequence of read operations is performed

in a manner similar to the software RECALL initiation. To initiate the AutoStore enable sequence, the following sequence of CE controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x4B46 AutoStore Enable

If the AutoStore function is disabled or re-enabled a manual STORE operation (hardware or software) must be issued to save the AutoStore state through subsequent power down cycles. The part comes from the factory with AutoStore enabled.

#### Notes

- The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.
- While there are 19 address lines on the CY14B104L/CY14B104N, only the lower 16 lines are used to control software modes.
   IO state depends on the state of OE. The IO table shown assumes OE LOW.



#### **Data Protection**

The CY14B104L/CY14B104N protects data from corruption during low-voltage conditions by inhibiting all externally initiated STORE and write operations. The low voltage condition is detected when  $V_{\rm CC}$  <  $V_{\rm SWITCH}$ . If the CY14B104L/CY14B104N is in a write mode (both CE and WE

low) at power up, after a RECALL, or after a STORE, the write will be inhibited until a negative transition on  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  is detected. This protects against inadvertent writes during power up or brown out conditions.

#### **Noise Considerations**

Refer CY Application Note AN1064.



# **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied......–55°C to +150°C Supply Voltage on  $V_{CC}$  Relative to GND ....... -0.5V to 4.1VVoltage Applied to Outputs in High-Z State .....-0.5V to  $V_{\text{CC}}$  + 0.5V Input Voltage ...... –0.5V to Vcc+0.5V Transient Voltage (<20 ns) on Any Pin to Ground Potential .....–2.0V to V<sub>CC</sub> + 2.0V

Package Power Dissipation Capability (T <sub>A</sub> = 25°C)	1.0W
Surface Mount Pb Soldering Temperature (3 Seconds)	+260°C
Output Short Circuit Current [5]	15 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

# **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>		
Commercial	0°C to +70°C	2.7V to 3.6V		
Industrial	–40°C to +85°C	2.7V to 3.6V		

Above table contains advanced information.

# **DC Electrical Characteristics**

Over the Operating Range ( $V_{CC} = 2.7V$  to 3.6V)<sup>[6]</sup>

Parameter	Description	Test Conditions		Min	Max	Unit
I <sub>CC1</sub>	Average V <sub>CC</sub> Current	$t_{\text{AVAV}}$ = 15 ns $t_{\text{AVAV}}$ = 25 ns $t_{\text{AVAV}}$ = 45 ns Dependent on output loading and cycle	Commercial		70 65 50	mA mA mA
		rate.Values obtained without output loads. I <sub>OUT</sub> = 0 mA	Industrial		75 70 52	mA mA mA
I <sub>CC2</sub>	Average V <sub>CC</sub> Current during STORE	All Inputs Don't Care, V <sub>CC</sub> = Max Average current for duration t <sub>STORE</sub>			3	mA
I <sub>CC3</sub>	Average V <sub>CC</sub> Current at t <sub>AVAV</sub> = 200 ns, 3V, 25°C typical	WE > (V <sub>CC</sub> – 0.2). All other I/P cycling. Dependent on output loading and cycle rate. Valu without output loads.	es obtained		25	mA
I <sub>CC4</sub>	Average V <sub>CAP</sub> Current during AutoStore Cycle	All Inputs Don't Care, V <sub>CC</sub> = Max Average current for duration t <sub>STORE</sub>		3	mA	
I <sub>SB</sub>	V <sub>CC</sub> Standby Current	$\overline{\text{CE}}$ > (V <sub>CC</sub> – 0.2). All others V <sub>IN</sub> < 0.2V or > (V <sub>CC</sub> Standby current level after nonvolatile cycle is collinputs are static. f = 0 MHz.			1	mA
I <sub>IX</sub>	Input Leakage Current	$V_{CC}$ = Max, $V_{SS} \le V_{IN} \le V_{CC}$		-1	+1	μА
l <sub>OZ</sub>	Off-State Output Leakage Current	$V_{CC}$ = Max, $V_{SS} \le V_{IN} \le V_{CC}$ , $\overline{CE}$ or $\overline{OE} > V_{IH}$		<b>-1</b>	+1	μА
V <sub>IH</sub>	Input HIGH Voltage			2.0	V <sub>CC</sub> + 0.5	V
$V_{IL}$	Input LOW Voltage			$V_{CC} - 0.5$	0.8	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OUT</sub> = –2 mA		2.4		V
$V_{OL}$	Output LOW Voltage	I <sub>OUT</sub> = 4 mA			0.4	V
$V_{CAP}$	Storage Capacitor	Between V <sub>CAP</sub> pin and V <sub>SS</sub> , 5V Rated		35	57	μF

# Capacitance [7]

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	7	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>CC</sub> = 0 to 3.0V	7	pF

#### Notes

- Outputs shorted for no more than one second. No more than one output shorted at a time.
   Typical conditions for the active current shown on the front page of the data sheet are average values at 25°C (room temperature), and V<sub>CC</sub> = 3V. Not 100% tested.

7. These parameters are guaranteed but not tested.


Document #: 001-07102 Rev. \*E Page 8 of 21




# Thermal Resistance

Parameter	Description	Test Conditions	48-FBGA	44-TSOP II	54-TSOP II	Unit
$\Theta_{JA}$	`	Test conditions follow standard test methods and procedures for measuring thermal	TBD	TBD	TBD	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)	impedance, in accordance with EIA/JESD51.	TBD	TBD	TBD	°C/W

# **AC Test Loads**







#### **AC Test Conditions**

Input Rise and Fall Times (10% - 90%) ......< <5 ns Input and Output Timing Reference Levels ......1.5V

# **AC Switching Characteristics**

Parar	neters		15	ins	25	ins	45	ins	
Cypress Parameters	Alt. Parameters	Description	Min	Max	Min	Max	Min.	Max.	Unit
SRAM Read C	ycle		!			•		•	1
t <sub>ACE</sub>	t <sub>ACS</sub>	Chip Enable Access Time		15		25		45	ns
t <sub>RC</sub> <sup>[8]</sup>	t <sub>RC</sub>	Read Cycle Time	15		25		45		ns
t <sub>AA</sub> [9]	t <sub>AA</sub>	Address Access Time		15		25		45	ns
t <sub>DOE</sub>	t <sub>OE</sub>	Output Enable to Data Valid		10		12		20	ns
t <sub>OHA</sub>	t <sub>OH</sub>	Output Hold After Address Change	3		3		3		ns
t <sub>LZCE</sub> <sup>[10]</sup>	$t_{LZ}$	Chip Enable to Output Active	3		3		3		ns
t <sub>HZCE</sub> <sup>[10]</sup>	$t_{HZ}$	Chip Disable to Output Inactive		7		10		15	ns
t <sub>LZOE</sub> <sup>[10]</sup>	t <sub>OLZ</sub>	Output Enable to Output Active	0		0		0		ns
t <sub>HZOE</sub> <sup>[10]</sup>	t <sub>OHZ</sub>	Output Disable to Output Inactive		7		10		15	ns
t <sub>PU</sub> <sup>[7]</sup>	t <sub>PA</sub>	Chip Enable to Power Active	0		0		0		ns
t <sub>PD</sub> <sup>[7]</sup>	t <sub>PS</sub>	Chip Disable to Power Standby		15		25		45	ns
t <sub>DBE</sub>	-	Byte Enale to Data Valid		10		12		22	ns
t <sub>LZBE</sub>	-	Byte Enable to Output Active	0		0		0		ns
t <sub>HZBE</sub>	-	Byte Disable to Output Inactive		7		10		22	ns
SRAM Write C	ycle				•				
t <sub>WC</sub>	t <sub>WC</sub>	Write Cycle Time	15		25		45		ns
t <sub>PWE</sub>	t <sub>WP</sub>	Write Pulse Width	10		20		30		ns
t <sub>SCE</sub>	t <sub>CW</sub>	Chip Enable To End of Write	15		20		30		ns
t <sub>SD</sub>	t <sub>DW</sub>	Data Setup to End of Write	5		10		15		ns
t <sub>HD</sub>	t <sub>DH</sub>	Data Hold After End of Write	0		0		0		ns
t <sub>AW</sub>	t <sub>AW</sub>	Address Setup to End of Write	15		20		30		ns
t <sub>SA</sub>	t <sub>AS</sub>	Address Setup to Start of Write	0		0		0		ns
t <sub>HA</sub>	t <sub>WR</sub>	Address Hold After End of Write	0		0		0		ns
t <sub>HZWE</sub> [10,11]	$t_{WZ}$	Write Enable to Output Disable		7		10		15	ns
t <sub>LZWE</sub> <sup>[10]</sup>	t <sub>OW</sub>	Output Active after End of Write	3		3		3		ns
t <sub>BW</sub>	-	Byte Enable to End of Write	15		20		30		ns

Notes

8. WE must be HIGH during SRAM read cycles.

9. Device is continuously selected with CE and OE both LOW.

10. Measured ±200 mV from steady state output voltage.

11. If WE is LOW when CE goes LOW, the outputs remain in the high impedance state.



### AutoStore/Power Up RECALL

Parameters	Description -	CY14B104L/	Unit	
Parameters	Description	Min	Max	Offic
t <sub>HRECALL</sub> [12]	Power Up RECALL Duration		20	ms
t <sub>STORE</sub> [13]	STORE Cycle Duration		15	ms
V <sub>SWITCH</sub>	Low Voltage Trigger Level		2.65	V
t <sub>VCCRISE</sub>	VCC Rise Time	150		μS

# Software Controlled STORE/RECALL Cycle [14,15]


Parameters	Description	15	15ns		25ns		ns	Unit
Parameters	Description		Max	Min	Max	Min.	Max.	Ollit
t <sub>RC</sub>	STORE/RECALL Initiation Cycle Time	15		25		45		ns
t <sub>AS</sub>	Address Setup Time	0		0		0		ns
t <sub>CW</sub>	Clock Pulse Width	12		20		30		ns
t <sub>GHAX</sub>	Address Hold Time	1		1		1		ns
t <sub>RECALL</sub>	RECALL Duration		100		100		100	μS
t <sub>SS</sub> [16,17]	Soft Sequence Processing Time		70		70		70	μS

# **Hardware STORE Cycle**

Parameters	Description	CY14B104L/	Unit	
	Description	Min	Max	Unit
t <sub>DELAY</sub> [18]	Time allowed to complete SRAM Cycle	1	70	μS
t <sub>HLHX</sub>	Hardware STORE Pulse Width	15		ns

# **Switching Waveforms**

Figure 2. SRAM Read Cycle #1: Address Controlled [8,9,19]



#### Notes

- 12. t<sub>HRECALL</sub> starts from the time V<sub>CC</sub> rises above V<sub>SWITCH</sub>.
  13. If an SRAM Write has not taken place s<u>inc</u>e the last nonvolatile cycle, no STORE will take place.
- 14. The software sequence is clocked with CE controlled or OE controlled reads.

  15. The six consecutive addresses must be read in the order listed in the mode selection table. WE must be HIGH during all six consecutive cycles.

  16. This is the amount of time it takes to take action on a soft sequence command. V<sub>CC</sub> power must remain HIGH to effectively register command.

  17. Commands such as STORE and RECALL lock out IO until operation is complete which further increases this time. See specific command.

  18. Read and write cycles in progress before HSB are supplied this amount of time to complete.



Figure 3. SRAM Read Cycle #2:  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  Controlled [8,19,21]




Figure 4. SRAM Write Cycle #1:  $\overline{\text{WE}}$  Controlled [19,20,21]






Figure 5. SRAM Write Cycle #2:  $\overline{\text{CE}}$  Controlled<sup>[21]</sup>




Figure 6. AutoStore/Power Up RECALL






Figure 7. CE-controlled Software STORE/RECALL Cycle [15]





Figure 8. OE-controlled Software STORE/RECALL Cycle [15]





# Figure 9. Hardware STORE Cycle<sup>[18]</sup>





Figure 10. Soft Sequence Processing<sup>[16,17]</sup>





# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
15	CY14B104L-ZS15XCT	51-85087	44-pin TSOP II	Commercial
	CY14B104L-ZS15XIT	51-85087	44-pin TSOP II	Industrial
	CY14B104L-ZS15XI	51-85087	44-pin TSOP II	
	CY14B104L-ZSP15XCT	51-85160	54-pin TSOP II	Commercial
	CY14B104L-ZSP15XIT	51-85160	54-pin TSOP II	Industrial
	CY14B104L-ZSP15XI	51-85160	54-pin TSOP II	
	CY14B104N-BA15XCT	51-85128	48-ball FBGA	Commercial
	CY14B104N-BA15XIT	51-85128	48-ball FBGA	Industrial
	CY14B104N-BA15XI	51-85128	48-ball FBGA	
	CY14B104N-ZS15XCT	51-85087	44-pin TSOP II	Commercial
	CY14B104N-ZS15XIT	51-85087	44-pin TSOP II	Industrial
	CY14B104N-ZS15XI	51-85087	44-pin TSOP II	
	CY14B104N-ZSP15XCT	51-85160	54-pin TSOP II	Commercial
	CY14B104N-ZSP15XIT	51-85160	54-pin TSOP II	Industrial
	CY14B104N-ZSP15XI	51-85160	54-pin TSOP II	
25	CY14B104L-ZS25XCT	51-85087	44-pin TSOP II	Commercial
	CY14B104L-ZS25XIT	51-85087	44-pin TSOP II	Industrial
	CY14B104L-ZS25XI	51-85087	44-pin TSOP II	
	CY14B104L-ZSP25XCT	51-85160	54-pin TSOP II	Commercial
	CY14B104L-ZSP25XIT	51-85160	54-pin TSOP II	Industrial
	CY14B104L-ZSP25XI	51-85160	54-pin TSOP II	
	CY14B104N-BA25XCT	51-85128	48-ball FBGA	Commercial
	CY14B104N-BA25XIT	51-85128	48-ball FBGA	Industrial
	CY14B104N-BA25XI	51-85128	48-ball FBGA	
	CY14B104N-ZS25XCT	51-85087	44-pin TSOP II	Commercial
	CY14B104N-ZS25XIT	51-85087	44-pin TSOP II	Industrial
	CY14B104N-ZS25XI 51-85087 44-pin TSOP II CY14B104N-ZSP25XCT 51-85160 54-pin TSOP II	51-85087	44-pin TSOP II	
		54-pin TSOP II	Commercial	
	CY14B104N-ZSP25XIT	51-85160	54-pin TSOP II	Industrial
	CY14B104N-ZSP25XI	51-85160	54-pin TSOP II	

Notes

19. <u>HSB</u> must remain HIGH during READ and WRITE cycles.
20. <u>CE</u> or <u>WE</u> must be ≥ V<sub>IH</sub> during address transitions.
21. BHE and BLE are applicable for x16 configuration only.




# **Ordering Information** (continued)

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY14B104L-BV45XCT	51-85128	48-ball FBGA	Commercial
	CY14B104L-BV45XIT	51-85128	48-ball FBGA	Industrial
	CY14B104L-BV45XI	51-85128	48-ball FBGA	
	CY14B104L-ZS45XCT	51-85087	44-pin TSOP II	Commercial
	CY14B104L-ZS45XIT	51-85087	44-pin TSOP II	Industrial
	CY14B104L-ZS45XI	51-85087	44-pin TSOP II	
	CY14B104L-ZSP45XCT	51-85160	54-pin TSOP II	Commercial
	CY14B104L-ZSP45XIT	51-85160	54-pin TSOP II	Industrial
	CY14B104L-ZSP45XI	51-85160	54-pin TSOP II	
	CY14B104N-BV45XCT	51-85128	48-ball FBGA	Commercial
	CY14B104N-BV45XIT	51-85128	48-ball FBGA	Industrial
	CY14B104N-BV45XI	51-85128	48-ball FBGA	
	CY14B104N-ZS45XCT	51-85087	44-pin TSOP II	Commercial
	CY14B104N-ZS45XIT	51-85087	44-pin TSOP II	Industrial
	CY14B104N-ZS45XI	51-85087	44-pin TSOP II	
	CY14B104N-ZSP45XCT	51-85160	54-pin TSOP II	Commercial
	CY14B104N-ZSP45XIT	51-85160	54-pin TSOP II	Industrial
	CY14B104N-ZSP45XI	51-85160	54-pin TSOP II	



# PART NUMBERING NOMENCLATURE





# **Package Diagrams**

Figure 11. 54-pin TSOP II (51-85160)






Figure 12. 44-Pin TSOP II (51-85087)





# Package Diagrams (continued)

Figure 13. 48-ball FBGA (6 mm x 10 mm x 1.2 mm)



AutoStore and QuantumTrap are registered trademarks of Simtek Corporation. All products and company names mentioned in this document are the trademarks of their respective holders.



# **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	431039	See ECN	TUP	New Data Sheet	
*A	489096	See ECN	TUP	Removed 48 SSOP Package Added 48 FBGA and 54 TSOPII Packages Updated Part Numbering Nomenclature and Ordering Information Added Soft Sequence Processing Time Waveform	
*B	499597	See ECN	PCI	Removed 35 ns speed bin Added 55 ns speed bin. Updated AC table for the same Changed "Unlimited" read/write to "infinite" read/write Features section: Changed typical I <sub>CC</sub> at 200-ns cycle time to 8 mA Changed STORE cycles from 500K to 200K cycles Shaded Commercial grade in operating range table Modified lcc/lsb specs 48 FBGA package nomenclature changed from BW to BV Modified part nomenclature table. Changes reflected in the ordering information table	
*C	517793	See ECN	TUP	Removed 55ns speed bin Changed pinout for 44TSOPII and 54TSOPII packages Changed $I_{SB}$ to 1mA Changed $I_{CC4}$ to 3mA Changed $V_{CAP}$ min to 35 $\mu$ F Changed $V_{IH}$ max to $V_{CC}$ + 0.5 $V_{C}$ Changed $V_{IH}$ max to $V_{CC}$ + 0.5 $V_{C}$ Changed $V_{CAP}$ to 10ns Changed $V_{CAP}$ to 15ns Changed $V_{CAP}$ to 15ns Changed $V_{CAP}$ to 10ns Removed $V_{CAP}$ to 10ns Added $V_{CAP}$ max of 70us Changed $V_{CAP}$ max of 70us Changed $V_{CAP}$ max of 70us min to 70us max	
*D	774001	See ECN	UHA	Changed the datasheet from Advance information to Preliminary 48 FBGA package code changed from BV to BA Removed 48 FBGA package in X8 configuration in ordering information. Changed $t_{DBE}$ to 10ns in 15ns part Changed $t_{HZBE}$ in 15ns part to 7ns and in 25ns part to10ns Changed $t_{BW}$ in 15ns part to 15ns and in 25ns part to 20ns Changed $t_{GLAX}$ to $t_{GHAX}$ Changed the value of $t_{CC3}$ to 25mA Changed the value of $t_{AW}$ in 15ns part to15ns Changed $t_{AB}$ and $t_{AB}$ Pins in FBGA Pin Configuration to NC	
*E	914220	See ECN	UHA	Included all the information for 45ns part in this datasheet	